Allegro X PCB Editor SKILL Programming Language Training
日期 | 版本 | 国家/地区 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
版本 | 区域 | |
---|---|---|
23.1 | Online | ENROLL |
22.1QIR2 | Online | ENROLL |
Other Versions | Online | EXPRESS INTERESTINQUIRE |
Length: 3 Days (24 hours)
Become Cadence Certified
Course Description
In the Allegro® X PCB Editor SKILL® Programming Language course, you learn to write useful commands and functions to customize and extend the functionality of the base PCB Editor tool set. The first part of the course introduces you to the core SKILL programming language. In the second and third parts, you use the SKILL programming language to read and write the PCB Editor database and to interact with the user.
Learning Objectives
After completing this course, you will be able to:
- Use the SKILL interpreter in the PCB Editor environment
- Control program flow
- Work with lists
- Access the PCB Editor database
- Interact with the user through the PCB Editor user interface
- Build menus and forms with PCB Editor SKILL
- Register new PCB Editor commands
Software Used in This Course
- Allegro X PCB Designer Layout or
- Allegro X Advanced Package Designer
Software Release(s)
SPB23.1
Modules in this Course
- SKILL Fundamentals
- Lists
- User-Defined Functions
- Control of Flow
- File Input and Output
- Allegro X PCB Editor SKILL Database Access
- Creating Elements in the Database
- Selecting Database Elements
- Allegro X PCB Editor SKILL User Interface
- PCB Editor Forms Interface
Audience
- This course is for CAD programmers, tool integrators, system administrators, and PCB Editor or APD users who wish to customize the PCB Editor or APD environments.
Prerequisites
You must have:
- A working knowledge of PCB design
- Some programming experience is helpful but not required
Related Courses
Course ID: 86099
ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus