Analog Simulation with PSpice using Design Entry HDL Training
日期 | 版本 | 国家/地区 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
版本 | 区域 | |
---|---|---|
23.1QIR1 | Online | ENROLL |
22.1-QIR2 | Online | ENROLL |
17.4-2019QIR2 | Online | ENROLL |
Other Versions | Online | EXPRESS INTERESTINQUIRE |
Length: 4 Days (32 hours)
Become Cadence Certified
Course Description
The Analog Simulation with PSpice Using Design Entry HDL course starts with the basics of entering a design for simulation and builds a solid foundation in the overall use of the software. You run DC Bias simulations, transient analysis simulations, and sweep simulations, allowing you to sweep component values, operating frequencies, or global parameters. You also have the opportunity to simulate several types of analog circuits, transformers, digital circuits, and mixed analog and digital circuits. The course also covers Advanced Analysis, which includes Sensitivity Analysis, Monte Carlo Analysis, Optimization, Stress Analysis, and the Parametric Plotter.
Learning Objectives
After completing this course, you will be able to:
- Enter a design for simulation
- Run DC Bias, DC Sweep, and AC Sweep Analyses
- Run a parametric analysis
- Edit models, run a Monte Carlo Analysis, create subcircuits, and create parts for simulation from a model or subcircuit definition
- Create linear and non-linear transformers, and perform temperature and noise analysis
- Apply analog behavioral modeling and run digital and mixed analog and digital simulation
- Configure and run Smoke (stress) Analysis
- Run a Sensitivity Analysis
- Optimize circuits with the Advanced Analysis Optimizer
- Generate plots with the Parametric Plotter
Software Used in This Course
- Allegro PSpice System Designer
- Allegro Design Authoring (Design Entry HDL)
Software Release(s)
SPB23.1-QIR1
Modules in this Course
- Building a Design for Simulation
- DC Bias Point Analysis
- DC Sweep Analysis
- AC Sweep Analysis
- Simulating a Text Netlist
- Transient Analysis
- Resolving Simulation Errors
- Transformers
- Parametric Analysis
- Model Editing
- Adding New Parts
- Temperature Analysis
- Monte Carlo Analysis
- Hierarchical Blocks and Symbols
- Analog Behavioral Modeling
- Simulating Digital Circuits
- Mixed Analog and Digital Simulation
- Performance Analysis
- Noise Analysis
- Local and Global Tolerances
- Sensitivity Analysis
- Monte Carlo Advanced Analysis
- Optimizer
- Stress Analysis with Smoke
- Parametric Plotter
Audience
- Analog Designers
- Electrical Engineers
Prerequisites
You must have experience with:
- Basic schematic entry with Allegro Design Entry HDL
Related Courses
Please see course learning maps at this link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.
ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus