Tensilica HiFi 3 Audio Engine ISA Training
版本 | 区域 | |
---|---|---|
6.3 | Online | ENROLL |
Other Versions | Online | EXPRESS INTERESTINQUIRE |
Length: 3/4 day (6 Hours)
Course Description
The focus of this training class is the Tensilica® HiFi 3 Audio DSP. The class covers the basics of the HiFi 3 architecture, instruction set, and programming model. It includes hands-on labs to practice writing C programs for the HiFi 3 DSP. This class provides the software developer or firmware engineer the skills necessary to develop and optimize audio/voice algorithms and kernels on the HiFi 3 Audio DSP.
Learning Objectives
After completing this course, you will be able to:
- Understand the architecture and instruction set of the HiFi 3 DSP
- Write, profile, and debug C programs on the HiFi 3 DSP
- Optimize the performance of your code utilizing the audio-centric ISA of HiFi 3 and by using the advanced capabilities of the Tensilica software development toolchain
Software Used in This Course
- Xtensa® Software Tools Release RF-2015.3
Software Release(s)
RF-2015.3
Modules in this Course
HiFi 3 Architecture
- The HiFi Product Family of Audio DSPs
- Architecture Overview
- Instruction Set Highlights
HiFi 3 Programming
- Software Model
- ISA Overview
- Tuning and Optimizing code
- Bit-Stream Operations
- Adding Your Own TIE Extensions
Labs
- 16x16 Dot-Product Example
- 32x16 Dot-Product Example
- 24x24 FIR Filter Optimization
Audience
- Software developers writing and optimizing code for the HiFi 3 Audio DSP
Prerequisites
You must have experience with or knowledge of the following:
- Programming in C/C++ for embedded processors/DSPs
You must have completed the following course:
- Tensilica Processor Fundamentals – a must prerequisite
Related Courses
Please see course learning maps at this link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.
ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus