Schematic Capture for EEs Onboarding Training
日期 | 版本 | 国家/地区 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
版本 | 区域 | |
---|---|---|
23.1 | Online | ENROLL |
Other Versions | Online | EXPRESS INTERESTINQUIRE |
Length: 6.6 Days (53 hours)
Course Description
This learning plan will provide in-depth knowledge of the Allegro® X System Capture schematic entry tool, high-speed constraint management, and Sigrity™ Aurora. You will start with a brief introduction to the Pulse Data Platform, followed by modules using the Allegro X System Capture schematic entry tool. You will then explore the Allegro X PCB Editor High-Speed Constraints, followed by the Sigrity Aurora tool.
Learning Objectives
After completing the courses, you will be able to:
- Introduction to Pulse
Identify the key attributes of the Pulse™ Data Platform
- Allegro X System Capture
Create a System Capture project
Create flat and hierarchical System Capture designs
Create DE-HDL library symbols in System Capture
Copy System Capture schematic pages
Import DE-HDL and System Capture blocks
Generate a BOM report
Edit properties and define routing rules
Export the design to PCB Editor for placement and routing
- Allegro X High-Speed Constraint Management
Define specific net scheduling of high-speed nets
Match the propagation delay of nets and connections
Define minimum and maximum propagation delays for nets and connections
Identify high-speed constraint violations
Identify all the high-speed constraints that you can apply to the nets in your designs
Create spacing and physical constraints as well as area constraints and class-to-class rules
Customize worksheets
Create formula-based constraints
Create customized constraints using the SKILL® programming language
Create return path constraints
- Sigrity Aurora
Create, extract, and explore topologies
Run solution space analysis
Create an electrical constraint set
Apply constraints to drive placement and routing
Analyze nets on the routed board design for signal integrity
Use the Workflow Manager to analyze impedance, crosstalk and IR Drop on a PCB
Software Used in This Course
- Please refer to the individual course datasheets for the software used.
Software Release(s)
Please refer to the individual course datasheets for the versions used.
Modules in this Course
The Onboarding class contains the following:- Introduction to Pulse
- Allegro X System Capture
- Allegro X High-Speed Constraint Management
- Sigrity Aurora
Audience
- CAD Engineers
- Electrical Engineers
- Layout Designers
- PCB Designers
- PCB Layout Designers
Prerequisites
- You must have a working knowledge of the front-to-back PCB design flow
Related Courses
Please see course learning maps at this link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.Course ID: 86367
ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus