Verisium Debug Training
日期 | 版本 | 国家/地区 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
版本 | 区域 | |
---|---|---|
23.09 | Online | ENROLL |
22.09 | Online | ENROLL |
Other Versions | Online | EXPRESS INTERESTINQUIRE |
Length: 2 Days (16 hours)
Course Description
This course introduces you to the new Cadence® Verisium™ Debug. This advanced AI-powered debugging tool helps engineers explore, analyze, and debug complex designs and testbenches regardless of their size, language, or origin. This course has explained more intelligent capabilities of Verisium Debug for faster debugging combined with videos to help better understand the usage of Verisium Debug on existing new designs. All concepts and features are presented with the help of hands-on labs.
Learning Objectives
After completing this course, you will be able to:
- Debug designs using Cadence Verisium Debug using Xcelium™ Simulator for simulation
- Debug any given design efficiently using advanced features of the Verisium Debug
- Use the commands of the Verisium Debug, starting with appropriate options, to invoke the Verisium Debug GUI interface
- Identify tricks and efficient ways to debug testbench and RTL designs faster
Software Used in This Course
- VERDBGS
- XCELIUM2309
Software Release(s)
VERDBGS, XCELIUM2309
Modules in this Course
- Introduction to Verisium Debug
- Verisium Debug Databases and Operation Modes
- Static Exploration Mode of Verisium Debug
- Post-Process Mode of Verisium Debug
- Interactive Mode of Verisium Debug
- Waveform Viewer in Verisium Debug
- Low-Power Debug Features in Verisium Debug
- Randomization Debugger in Verisium Debug
Audience
Design Engineers, Integrators, Verification Engineers, and Validation Engineers
Prerequisites
Before taking this course, you must have
- Knowledge of a hardware description language to facilitate your learning experience
- Having experience with Cadence Xcelium Simulator is beneficial
Related Courses
ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus