Sigrity Aurora Training
日期 | 版本 | 国家/地区 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
版本 | 区域 | |
---|---|---|
23.1 | Online | ENROLL |
22.1QIR1 | Online | ENROLL |
Other Versions | Online | EXPRESS INTERESTINQUIRE |
Length: 2 Days (16 hours)
Become Cadence Certified
Course Description
In this course, you use the Sigrity™ Aurora software to develop design rules for high-speed designs. You add the resulting physical and electrical constraints to the design through topology templates. These constraints drive the routing of nets on the printed circuit board. You run preroute and postroute signal simulations to analyze the PCB for reflection, crosstalk, IR Drop, and other high-speed design factors.
Learning Objectives
After completing this course, you will be able to:
- Create, extract and explore topologies
- Run solution space analysis
- Create an electrical constraint set
- Apply constraints to drive placement and routing
- Analyze nets on the routed board design for signal integrity
- Use the Workflow Manager to analyze impedance, crosstalk and IR Drop on a PCB
Software Used in This Course
Sigrity Aurora
Software Release(s)
SPB23.1, SIGRITY2023HF2
Modules in this Course
- Introduction to Sigrity Aurora
- Topology Extraction
- Topology Workbench Basics
- SPICE and Trace Models in the Topology Workbench
- Source Synchronous Sweep Simulations with the Topology Workbench
- Constraint Floorplanning
- In Design Analysis Workflows
- Using the IR Drop Workflow
Audience
- Electrical Engineers
- PCB Designers
Prerequisites
You must have:
- A familiarity with digital and analog circuit design methodology
- A working knowledge of PCB signal analysis and transmission line theory
Related Courses
Please see course learning maps at this link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.
ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus