OrCAD X Capture Constraint Manager PCB Flow Training
日期 | 版本 | 国家/地区 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
版本 | 区域 | |
---|---|---|
23.1QIR1 | Online | ENROLL |
22.1QIR2 | Online | ENROLL |
Other Versions | Online | EXPRESS INTERESTINQUIRE |
Take the Accelerated Learning Path
Become Cadence Certified
Length: 1 Day (8 hours)
Course Description
This course shows you how to use the Constraint Manager to add routing rules to an OrCAD® X Capture schematic. You transfer the design to Allegro® X PCB Editor where you quickly place and route the board, and recheck the design rules with the Constraint Manager. This course also shows you how to backannotate the OrCAD X Capture schematic, and implement an engineering change in the schematic and board layout.
Learning Objectives
After completing this course, you will be able to:
- Enable the use of the Constraint Manager on an OrCAD X Capture schematic
- Work with electrical constraints
- Attach properties
- Start a new board layout, place parts and route signals
- Rename reference designators on the board, backannotate the schematic, and archive the project
- Copy and rename the project for engineering changes
- Modify the schematic and board layout
- Analyze routing, modify constraints, and synchronize the schematic and layout
Software Used in This Course
- OrCAD PCB Designer Professional
- Allegro PCB Designer
Software Release(s)
SPB231
Modules in this Course
- Design Rules
- Rules-Driven Layout
- Engineering Changes
Audience
- Design Engineers
- PCB and CAD Support
Prerequisites
You must have experience with or knowledge of the following:
- OrCAD X Capture
- Allegro X PCB Editor
Related Courses
Please see course learning maps at this link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.
Free Online Training Bytes (Videos)ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus