Command-Line Based Mixed-Signal Simulations with the Xcelium Use Model Training
日期 | 版本 | 国家/地区 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
版本 | 区域 | |
---|---|---|
22.03 | Online | ENROLL |
Other Versions | Online | EXPRESS INTERESTINQUIRE |
Length: 2 Days (16 hours)
Become Cadence Certified
Course Description
In this course, topics include mixed signal, mixed language, Spectre® AMS Designer Simulator, and Xcelium™ mixed-signal capabilities. You use the command-line-based Xcelium Use model that uses the xrun executable and are introduced to the Cadence® Mixed-Signal Verification Solution and Mixed-Signal Simulation concepts. In the text-based command-line flow, you use different control files and control cards in sync with a single-step xrun command. SystemVerilog and other HDL testbench reuse and bus mapping topics are also included. You perform mixed-signal design simulation and verification from the command line using the Spectre AMS Designer/Xcelium mixed-signal simulator. Finally, examining the SystemVerilog and AMS Extensions with the mixed-signal options are discussed.Learning Objectives
After completing this course, you will be able to:
- Use the Cadence Mixed-Signal Simulation Solution
- Netlist and simulate mixed-signal designs with the AMS Designer simulator
- Differentiate and apply signal disciplines and control connect module placement for proper mixed-signal resolution
- Use the xrun executable from the command line with associated files to run the mixed-signal simulations
- Interpret the amscf.scs file and the amsd control block
- Use the Process-Based Save-and-Restart (PBSR) approach for AMS and DMS simulations
- Prepare the design and testbench using mixed languages
- Reuse mixed-language testbenches
- Perform mixed-signal design simulation and verification from the command line using the Spectre AMS Designer/Xcelium mixed-signal simulator
- Identify SystemVerilog and AMS Extensions with mixed-signal option
Software Used in This Course
- 70060 Spectre AMS Connector
- 70070 Spectre AMS Designer
- X300 Xcelium Single Core
- X310 Xcelium DMSO
- 90006 Spectre/Multi Mode Tokens
- 29010 SimVision Mixed-Signal Debug Option
- 95255 Virtuoso Visualization & Analysis XL
- 70000 AMS Environment and Utilities
Software Release(s)
Xcelium 22.03(s003), Spectre 21.1(ISR8)
Modules in this Course
- Overview of the Cadence® Mixed-Signal Solution
- Getting Started with Mixed-Signal Simulation Concepts
- Using AMS Designer in Command-Line Flow
- Preparing the Design and Testbench Using Mixed Languages
- SystemVerilog and AMS Extensions
- Appendix: Mixed-Signal Licensing and xrun Options (Optional)
Audience
- Analog/Mixed-Signal IC Designers
- Analog/Mixed-Signal Verification Engineers
Prerequisites
Before taking this course, you need to have
- An understanding of design simulation and verification concepts
- A practical understanding of digital and analog/mixed-signal theory and design
- The ability to read and understand analog (SPICE) and digital circuit netlists
Or you must have completed the following course:
Related Courses
The following are related courses to Mixed-Signal Verification.
- Mixed Signal Simulations Using Spectre AMS Designer
- SimVision for Debugging Mixed-Signal Simulations
- Behavioral Modeling with Verilog-AMS
- Real Modeling with Verilog-AMS
- Real Modeling with SystemVerilog
Please see course learning maps at this link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.
Free Online Training Bytes (Videos)ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus
“The Citrix instance on Amazon AWS is really convenient. It allowed me to try the labs on my own time and allowed me to gain some hands on experience. Overall this course is well organized… Big thank you to Cadence!”-Blended Course-
Jake Hu, ams AG