Test Synthesis with Genus Stylus Common UI Training
日期 | 版本 | 国家/地区 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
版本 | 区域 | |
---|---|---|
Genus23.1 | Online | ENROLL |
Genus22.1 | Online | ENROLL |
Other Versions | Online | EXPRESS INTERESTINQUIRE |
Length: 2 Days (16 hours)
Become Cadence Certified
Course Description
In this course, you learn to use Genus™ Synthesis Solution in Stylus Common UI mode to insert test structures in your design. You learn how to set up constrains for DFT, checking DFT rules, fixing violations, synthesizing the design, and configuring and connecting scan chains. You learn to generate various reports and to interface with other tools. You also explore various troubleshooting scenarios while inserting scan cells in the design. You also learn Hierarchical Scan Synthesis and Advanced DFT logic insertion like PMBIST, Compression, LBIST, OPCG, IEEE 1500 wrapper, etc., in the design.
Learning Objectives
After completing this course, you will be able to:
- Constrain the design for testability (DFT)
- Run DFT rule checker and fix DFT violations
- Synthesize the design and map to scan
- Set up DFT configuration constraints and preview scan chains
- Connect scan chains
- Run hierarchical scan insertion
- Troubleshoot scan issues
- Run advanced testability features, boundary scan, PMBIST, Compression, OPCG and IEEE 1500 wrapper
Software Used in This Course
- Genus Synthesis Solution
Software Release(s)
Genus 23.1 (23.10-p001)
Modules in this Course
- Introduction to DFT Features
- Test Synthesis Flow in Genus Synthesis Solution
- Hierarchical Scan Synthesis
- Troubleshooting Scan Issues
- Advanced Testability Features: Boundary Scan
- Advanced Testability Features: PMBIST
- Advanced Testability Features: Compression
- Advanced Testability Features: OPCG
- Advanced Testability Features: IEEE 1500 Wrapper
Audience
- Design Engineers
- Design for Testability Engineers
- Digital IC Designers
Prerequisites
You must have:
- Experience with Genus Synthesis Solution
Or you must have completed the following course:
Related Courses
Please see course learning maps at this link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.
Free Online Training Bytes (Videos)ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus
"(...)best help for the user to rapidly get into the subject instead of reading a long tool user guide(...)free online training combined with the RAK is perfect." -Online Course-
Valery Nyama, Inova Semiconductors