Advanced Design Verification with the RAVEL Programming Language Training
日期 | 版本 | 国家/地区 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
版本 | 区域 | |
---|---|---|
23.1QIR1 | Online | ENROLL |
22.1QIR2 | Online | ENROLL |
Other Versions | Online | EXPRESS INTERESTINQUIRE |
Length: 2 Days (16 hours)
Become Cadence Certified
Course Description
This course introduces you to the RAVEL programming language. RAVEL, Relational Algebra Verification Expression Language, is a language to implement APD and PCB design rules. RAVEL enables PCB and APD designers to rapidly develop custom design rule checks leading to automated and drastically reduced design rule checking implementation. You will develop RAVEL rules and use them to find violations in designs as well as be introduced to RAVEL debugging techniques and optimization techniques.
Learning Objectives
After completing this course, you will be able to:
- Understand the components of the RAVEL verification system
- Use RAVEL objects, tuples and relations
- Process RAVEL objects to meet rule requirements
- Set up constraints and parameters and report DRC violations
- Create generic rule decks
- Write macros and use macros from the RAVEL Standard Library
- Use the RAVEL GUI to run existing APD,PCB, and custom rules
- Optimize RAVEL rules using common techniques
- Debug RAVEL code using the profiler
Software Used in This Course
- Allegro® X Relational Rules Developer
- Allegro X Designer
- Allegro X Advanced Package Designer
Software Release(s)
23.1QIR1(S003)
Modules in this Course
- RAVEL Language Overview
- RAVEL Language Fundamentals
- RAVEL Relational Operations
- Working with RAVEL Derivations
- Working with RAVEL Measurements
- Working with RAVEL Predicates
- Setting Constraints and Reporting Violations
- RAVEL Code Compilation
- Debugging RAVEL Rules
- Code Reuse Using Macros
- The RAVEL Rules User Interface
- Code Optimization Techniques
Audience
- CAD programmers
- Tool integrators
- System administrators
- PCB Editor or APD users
Who want to write custom design rule checks for PCB Editor or APD.
Prerequisites
You must have:
- A working knowledge of PCB or APD design
- Some programming experience is helpful, but not required
Related Courses
Please see course learning maps at this link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.
ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus