Virtuoso ADE Verifier S1: Setup, Run and View Verification Results Training
日期 | 版本 | 国家/地区 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
版本 | 区域 | |
---|---|---|
IC6.1.8 | Online | ENROLL |
Other Versions | Online | EXPRESS INTERESTINQUIRE |
Length: 1 day (8 Hours)
Become Cadence Certified
Course Description
In this course, you learn to perform requirements-driven analog verification using the Virtuoso® ADE Verifier tool. You explore how to effectively manage and verify requirements of design blocks owned by multiple engineers. You then learn to use multiple design flow approaches to meet your verification specs. This course emphasizes on the top-down flow. Hierarchical design requirements are mapped to implementation tests in a single cockpit. The implementations are test setups coming in from maestro cellviews, which can be simulated to gather results and view the detailed verification status.
Learning Objectives
After completing this course, you will be able to:
- Define the verification requirements of your design
- Map your design implementations (tests defined in maestro cellviews) to your requirements
- Set up and run the Virtuoso ADE Verifier
- Debug the verification status of individual requirements
- Analyze the overall verification status of the entire design verification project
- Print verification results
- Create batch-based verification regression runs
Software Used in This Course
- Virtuoso ADE Verifier
- Virtuoso ADE Assembler
- Spectre®Circuit Simulator
Software Release(s)
IC618, SPECTRE18.1
Modules in this Course
- Invoking the Virtuoso ADE Verifier
- Managing Requirements and Implementations
- Running Simulations and Managing Results in the Verifier
Audience
- Analog mixed-signal designers performing requirements-driven verification of analog designs
- Verification Leads
- Project Managers
Prerequisites
Before taking this course, you need to have:
- An understanding of analog design simulation and verification methodologies
- Some exposure to the Virtuoso IC 6.1.7/6.1.8 software from Cadence®
Or you must have completed one of the following courses:
- Virtuoso ADE Explorer and Assembler S1: ADE Explorer and Single Test Corner Analysis
- Virtuoso ADE Explorer and Assembler S2: ADE Assembler and Multi-Test Corner Analysis
Related Courses
- Virtuoso ADE Explorer and Assembler S1: ADE Explorer and Single Test Corner Analysis
- Virtuoso ADE Explorer and Assembler S2: ADE Assembler and Multi-Test Corner Analysis
- Virtuoso ADE Explorer and Assembler S3: Sweeping Variables and Simulating Corners
- Virtuoso ADE Explorer and Assembler S4: Monte Carlo Analysis, Real-Time Tuning and Run Plans
- Variation Analysis Using the Virtuoso ADE Assembler
Please see course learning maps at this link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.
ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus
"It is already my third course with this presenter(…)as in previous cases my impressions are only positive, it is really helpful and improving my designing skills."
Ludek Pantucek, ONSemiconductor