vManager Tool Usage in Batch Mode Training
日期 | 版本 | 国家/地区 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
Length: 1/2 day (4 Hours)
Course Description
This course is a half-a-day classroom training course which focuses on the complete flow of invoking the vManager™ Tool, Launching Regressions, Performing Analysis of Runs, Metrics, vPlan etc. and finally creating a tracking configuration and snapshots for Charts and Reports in Interactive Batch Mode. All aspects will be shown using practical examples and videos.
Learning Objectives
After completing this course, you will be able to:
- Use the vManager tool in Interactive Batch Mode efficiently
Software Used in This Course
- VMG 100, VMG 200
Software Release(s)
INCISIV152, VMGR152
Modules in this Course
- Introduction to Metric Driven Verification and the vManager Tool
- vManager – An Introduction
- Setting Up the vManager Server
- Invocation of the vManager Tool
- General Commands
- How to Launch a Session and Perform Some Session-Related Tasks
- Launching a Session in vManager Batch Mode
- Viewing Different Session_Views Using Browse
- Performing Analysis Tasks
- Executing Rerun with Options
- Performing Tracking Tasks
- Creating Snapshot Using the -date and -context Options
Audience
- Verification engineers building coverage-driven verification plans
- Architects
- Testbench architects
- Verification and Design engineers
Prerequisites
You must have experience with or knowledge of the following:
- Foundations of Metric Driven Verification - this course is a recommended prerequisite since it gives a fantastic overview of the MDV methodology which makes this current course on vManager tool learning easy
- UVM Methodology and OVM Methodology or
- Experience with System Verilog or e, constrained random or System Verilog Assertions (SVA)
- Basic working knowledge of coverage, including functional coverage
Related Courses
Course ID: 86178
ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus