Quantus Transistor-Level T2: Parasitic Extraction Training
日期 | 版本 | 国家/地区 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
版本 | 区域 | |
---|---|---|
23.1 | Online | ENROLL |
22.1 | Online | ENROLL |
Other Versions | Online | EXPRESS INTERESTINQUIRE |
Take the Accelerated Learning Path
Become Cadence Certified
Length: 1 Day (8 hours)
Course Description
Quantus Extraction Solution - RLCK Extraction You TrustFor classroom delivery, this course is taught as a full-day session (8 hours).
The course is designed to offer user-level experience on the next-generation parasitic extraction solution from the Cadence®–Quantus™ Extraction Solution.
You start with an overview of the Pegasus-Quantus data flow and advance to hands-on extraction activities. You then set up the extraction environment in GUI mode or the command line. You explore the considerations, settings, and various features for the Quantus Extraction Solution, such as random walk field solver, adaptive meshing, split wide MOS extraction, hierarchical extraction, multi-corner extraction, Reduction Control, and Advanced Virtual Metal Fill (VMF). Under specific extraction capabilities, you check the parasitic inductance extraction with PEEC – Wide Band Models and parasitic substrate extraction with Substrate Noise Analysis (SNA). In this course, you use the Virtuoso® Layout Suite and Pegasus Verification System with Quantus. The Quantus Extraction Solution is integrated into the Virtuoso menu bar for easy access.
Learning Objectives
After completing this course, you will be able to:
- Decode the transistor-level Pegasus-Quantus user flow
- Perform the Quantus Extraction in Batch and GUI modes
- Extract Parasitic Capacitance, Resistance, Inductance, and Substrate
- Set up Quantus Extraction Run form: Tabs/Features/Options
- Set up and run Quantus in FS mode, Resistance Mesh Extraction, and Parasitic Cell Blocking
- Derive the PowerMOS characterization and verification
- Set up and run Hierarchical Extraction, Macro Cells Extraction, Substrate RC Reduction
- Perform the Multi-Corner Extraction with Quantus
- Close ECOs with the Quantus Automatic Incremental Extraction flow
- Conduct Inductance Extraction in PEEC and Ladder Network models
- Elicit Substrate Extraction and Analysis flows
- Run parasitic substrate extraction with the Substrate Noise Analysis (SNA)
Software Used in This Course
- Quantus Extraction Solution
- Pegasus™ Verification System
- Virtuoso Layout Suite
Software Release(s)
QUANTUS 23.1, PEGASUS 23.1, IC 23.1
Modules in this Course
- Overview of Quantus (Pegasus) Parasitic Extraction
- Quantus Parasitic RC Extraction
- Quantus Parasitic Inductance Extraction
- Quantus Parasitic Substrate Extraction
- Common Command Language (CCL)
Audience
- Physical Verification and Extraction Designers who need to address parasitic issues in their design
Prerequisites
You must have:
- Knowledge and experience with physical design, verification and extraction
- Familiarity with the Virtuoso Layout Suite
- Familiarity with basic concepts of design parasitics, EMIR effects and simulation
Related Courses
- Quantus Transistor-Level T1: Overview and Technology Setup
- Quantus Transistor-Level T3: Extracted View Flows and Advanced Features
- Virtuoso Layout Design Basics
- Physical Verification System
- Pegasus Verification System
- Spectre Simulator Fundamentals S1: Spectre BasicsTraining
ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus
”Cadence online training course is really great. Explanation of command keys is obvious and easy to follow. (…) thank you.”
Fink Bostjan, Laboratory for Microelectronics, University of Ljubljana