Quantus Transistor-Level T1: Overview and Technology Setup Training
日期 | 版本 | 国家/地区 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
版本 | 区域 | |
---|---|---|
23.1 | Online | ENROLL |
22.1 | Online | ENROLL |
Other Versions | Online | EXPRESS INTERESTINQUIRE |
Length: 1/2 Day (4 hours)
Become Cadence Certified
Course Description
Quantus Extraction Solution – RLCK Extraction You TrustFor classroom delivery, this course is taught as a half-day session (4 hours). The course is designed to offer user-level experience on the next-generation parasitic extraction solution from Cadence® – Quantus™ Extraction Solution. You will learn the parasitic extraction challenges in design closure and Quantus Extraction Solution to tackle them. You will also see how Quantus Extraction Solution fits into the design flow and how to set up the extraction environment. You will then analyze the Quantus technology directory structure, explore extraction features, and check the modes – GUI and command line – of effectively extracting parasitic resistance, capacitance, and inductance.In this course, you use the Virtuoso® Layout Suite and Pegasus Verification System with Quantus. The Quantus Extraction Solution is integrated into the Virtuoso menu bar for easy access.
Learning Objectives
After completing this course, you will be able to:
- Assess Parasitic Extraction challenges in thedesign closure
- Elicit features of theQuantus Extraction Solution
- Illustrate the Quantus licensing scheme
- Get an overview of theTechgen-Quantus flow to create qrcTechFile
- Define the Pegasus-Quantus flow and theQCI flow
- Create the Techgeninput files incorporating manufacturing effects
- Explore theTechgen simulation and compilation steps
- Set up the Quantus Extraction Solution environment
- Compare single versusmulti-corner extraction
- Set up and create theextracted view with control files
- Perform theQuantus Extraction from the command line
- Use distributed processing (parallelism) to speed up the extraction
Software Used in This Course
- Quantus Extraction Solution
- PegasusVerification System
- Virtuoso Layout Suite
Software Release(s)
QUANTUS 23.1, PEGASUS 23.1, IC 23.1
Modules in this Course
- Overview of Quantus Extraction
- Quantus Extraction Technology Setup
Audience
- Physical Verification and Extraction Designers who need to address parasitic issues in their design
Prerequisites
You must have:
- Knowledge and experience with thephysical design, verification and extraction
- Familiarity with the Virtuoso Layout Suite
- Familiarity with basic concepts of design parasitics, EMIR effects and simulation
Related Courses
- Quantus Transistor-Level T2: Parasitic Extraction
- Quantus Transistor-Level T3: Extracted View Flows and Advanced Features
- Virtuoso Layout Design Basics
- Physical Verification System
- Pegasus Verification System
- SpectreSimulator Fundamentals S1: Spectre Basics Training
Please see course learning maps at this link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.
Free Online Training Bytes (Videos)ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus