Allegro Sigrity PI Training
日期 | 版本 | 国家/地区 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
版本 | 区域 | |
---|---|---|
17.4-2019QIR1 | Online | ENROLL |
17.2-2016QIR7M | Online | ENROLL |
17.2-2016QIR7 | Online | ENROLL |
Other Versions | Online | EXPRESS INTERESTINQUIRE |
Length: 1 Day (8 hours)
Course Description
NOTE: This course uses the SPB17.4-2019QIR1/SIGRITY2019 HF1 software release. If you are using a newer version of this software, you should consider taking the Sigrity Aurora Training class.
The Allegro® Sigrity™ PI course covers the Allegro Sigrity PI product, which provides an integrated solution for power delivery analysis, and features integrated Sigrity technology for DC analysis and a Power Feasibility Editor to drive the creation of Power Integrity Constraint Sets.
In this course, you run a DC analysis on a PCB to determine the voltage drop seen by the power consuming components on a PCB. You also use the Power Feasibility Editor to select and analyze a set of capacitors and create a decoupling strategy for ICs on the board. This strategy is then captured in a power integrity constraint set and is passed back to the design and managed in the Constraint Manager. You also use these power integrity constraint sets to provide placement guidance for placing the decoupling capacitors on the board.
Learning Objectives
After completing this course, you will be able to:
- Set up a board database for analysis
- Perform static IR drop analysis
- Create and verify place current density constraints
- Create and verify sink voltage constraints
- Create and verify via current constraints
- Create voltage and current probes to measure DC voltage and current
- Create decoupling configurations in the Power Feasibility Editor
- Define power integrity constraint sets that are stored and maintained in the Constraint Manager
- Place decoupling capacitors based on the templates from the Power Integrity Constraint Sets
- Explore Power Integrity Constraint-Driven Placement
Software Used in This Course
- Allegro Sigrity PI
Software Release(s)
SPB17.4-2019QIR1, SIGRITY2019 HF1
Modules in this Course
- Introduction to DC Analysis
- Static IR Drop Analysis
- PowerDC Constraints
- Power Feasibility Editor
- Power Integrity Constraint Sets
Audience
- Analog Designers
- Design Engineers
- Electrical Engineers
Prerequisites
You must have experience with or knowledge of the following:
- Printed Circuit Board Design
Related Courses
Please see course learning maps at this link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.
ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus
”Online Training courses and videos are nice and easy to understand! Please keep follow it the same way for upcoming courses.”-Online Course-
Saravanan Murugan, WiseChoice Consulting