Tensilica ConnX BBE64EP Baseband Engine Training
日期 | 版本 | 国家/地区 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
Length: 2 days (16 Hours)
Course Description
This class provides detailed information about programming the Tensilica® ConnX BBE64EP Baseband Engine. The class provides an overview of the architecture and instruction set of the DSP, along with detailed information on how to write and optimize code. ConnX BBE64EP instructions for common DSP operations are presented in detail.
The class also covers tips and techniques for programming VLIW/SIMD machines like the ConnX BBE64EP and how to use the advanced capabilities of the XT-CLANG C/C++ compiler to generate better compiled code.
Demonstrations and labs give practical and hands-on experience with the DSP core, libraries, and software tools. This class provides the software developer or firmware engineer the essential skills necessary to develop and optimize baseband algorithms and kernels on the ConnX BBE64EP baseband DSP.
Learning Objectives
After completing this course, you will be able to:
- Understand the ConnX BBE64EP architecture, instruction set, and programming model
- Write and optimize C/C++ programs for VLIW/SIMD machines like the ConnX BBE64EP
- Use the advanced capabilities of the XT-CLANG C/C++ compiler to generate efficient compiled code
- Use the library routines provided with the ConnX BBE64EP to accelerate your software development cycle
Software Used in This Course
- Tensilica Xtensa Xplorer
- Tensilica Xtensa Software Tools
Software Release(s)
RI-2021.7
Modules in this Course
- About This Course
- BBE64EP Processor Overview
- Application Performance
- Architecture Overview
- Instruction Set Highlights
- Data Handling
- Programming Styles
- The N-programming Model
- Auto-vectorization of Scalar C Code
- C Operators with Vector Types
- Intrinsics Use
- DSP Libraries
- Lab 3-1 – Vector Programming
- Programming Guidelines
- Lab 4-1 – Auto-vectorization
- BBE64EP Instruction Overview
- Vector Element Operations
- Load And Store Operations
- Multiply Operations
- Lab 5-1 – Intrinsic Optimization
- Advanced Topics
- Matrix Multiply
- Divide, Reciprocal, RSQRT
- LFSR-Convolutional Encoding
- 1D-Despread, Linear Block Decoder
- FIR
- FFT
- Soft-demap, Inverse-LLR
- Advanced precision
- Dual/Single Peak Search
- Vector Floating-Point
- Lab 6-1 – Packed Matrix Multiplication
- Deliverables
- Q/A
Audience
- Software developers and firmware engineers writing and optimizing code for the ConnX BBE64EP Baseband DSP
Prerequisites
You must have experience with or knowledge of the following:
- Programming in C for embedded processors or DSPs
You must have completed the following courses:
Related Courses
- Tensilica ConnX BBE16EP Baseband Engine
- Tensilica ConnX BBE32EP Baseband Engine
- Tensilica ConnX B10 DSP
- Tensilica ConnX B20 DSP
Click here to view course learning maps, and here for complete course catalogs.
Free Online Training Bytes (Videos)ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus