Physical Verification Language Rules Writer Training
日期 | 版本 | 国家/地区 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
版本 | 区域 | |
---|---|---|
23.1 | Online | ENROLL |
Other Versions | Online | EXPRESS INTERESTINQUIRE |
Length: 2 Days (16 hours)
Course Description
In this course, you learn the rules and syntax used for coding rule decks with Physical Verification Language (PVL). PVL rules decks can be created with any standard text-based word processor or utility. A PVL rule uses prefix type notation and consists of a keyword followed by options, input or output layers, or variable names. The course explains fundamental rules for DRC, LVS, ERC, etc., with syntax, examples, and case studies.
Learning Objectives
After completing this course, you will be able to:
- Examine the PVL data storage mechanism
- Define the layers and create derived layers
- Use Boolean operators
- Select polygons and edges based on various criteria
- Use the sizing and layer generation commands
- Review "hierarchy manipulation" and "checking Input data integrity" in PVL
- Check how PVS/ Pegasus™ Layer Viewer works as a PVL Debugger
- Explore PVL commands sourced by the DFM Engine
- Review the structure of PVS/Pegasus Rule Decks
- Measure the distance between the internal, external, or enclosure edges of polygons
- Examine common constraints and arguments in PVL
- Explore Output options in PVL in both edge and region formats
- Create sample DRC rule decks
- Check Antenna and Density in a specific window area
- Select specific rules and create a DRC Summary file
- Add, define, overwrite, port, and attach texts in the layout
- Locate soft-connect and text short violations in the PVS/Pegasus-LVS
- Define Virtual Connect and Incremental Connectivity
- Compute properties such as area, count, perimeter, etc.
- Extract properties such as location, the string value of a text, net ID, etc.
- Extract devices like MOS, bipolar, resistor, capacitor, diode etc.
- Examine the PVL commands that create data for Parasitic Extraction
- Use pvtcl translator to convert PVL codes to faster TCL format
- Perform ERC check by flagging Nets with Valid Path to other Nets or PG
- Promote user-named devices to standard devices
- Create LVS report
- Explore H-Cell Settings
- Check filtering options in LVS
- Reduce devices by merging those connected in parallel or series
- Compare LVS parameters
- Explore aucdl, aulvs and create CDL settings in the PVS/Pegasus-LVS and compare netlists
- Use an existing CDL File for the PVS/Pegasus-LVS run
- Handle X and define prefix in the source netlists
- Modify netlisting options using the .simrc file
- Get an overview of PVS/Pegasus products and setup
- Set up and run PVS/Pegasus in GUI and batch modes
- Examine the inputs to PVS/Pegasus and outputs from PVS/Pegasus
- Create and model edge pairs files
- Create Link Layers
- Divide a layer into two/three/Multi-output layers of different colors
- Check rule decks to report Double/Tri/Multi Patterning errors
- Perform Balanced color distribution with density considerations
- Check the color conflict of layers
- Fix DPT violations
- Find out the licenses required for the PVL Coloring rules
- Identify LVS mismatch cases:
- Correct LVS comparison rule setup issues
- Set up a PVS/Pegasus-Quantus™ extracted view flow using utilities
- Add files needed to control SPICE and xDSPF output
- Set up the PVS/Pegasus-Quantus Technology directory
Software Used in This Course
- PEGASUS231
- IC231
Software Release(s)
PEGASUS231, IC231
Modules in this Course
- Layer Processing
- DRC Rules
- Layout Extraction
- ERC and LVS Rules
- Schematic Netlisting
- Coloring Rules
- Appendices
- Introduction to PVS/Pegasus
- PVS/Pegasus LVS Debugging Tips
- Preparation for PVS/Pegasus-Quantus Flow
Audience
- CAD or PDK Engineers who write the PVS/Pegasus rule decks/files.
- Beginners who want to explore the Rule Rule Deck writing.
Prerequisites
You must have knowledge of the following:
- Familiarity with process rules and physical layout design
- Comfortable writing code that lets you discover design rules violations
- Verification tools (for example, PVS, Pegasus) to demonstrate rule decks
Related Courses
- Pegasus Verification System
- Physical Verification System
- Virtuoso Layout Design Basics
- Virtuoso Schematic Editor
- Quantus QRC Transistor-Level T1: Overview and Technology Setup
Please see course learning maps at this link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.
Free Online Training Bytes (Videos)ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus
"Excellent training delivery by the instructor, very interesting course and especially very well-aimed at our next challenge."
Jean Marc Petillat, Global Foundries
"Overall it was a great experience, I appreciate our lecturer being very attentive in explaining things in detail. He did just great."
Davit Musakhanyan, Gallery Systems
"It is a very interesting course, especially for users with less experience but there are also a lot of new information and functionalities that are not well known by the experienced users/developers."
Marco Sommer, X-FAB Semiconductor Foundries