Basic Static Timing Analysis Training
版本 | 区域 | |
---|---|---|
3.0 | Online | ENROLL |
2.0 | Online | ENROLL |
Other Versions | Online | EXPRESS INTERESTINQUIRE |
Take the Accelerated Learning Path
Become Cadence Certified
Length: 1 Day (8 hours)
Course Description
In this course, you learn the basic concepts of static timing analysis and apply them to constrain a design. You apply these concepts to set constraints, calculate slack values for different path types, identify timing problems, and analyze reports generated by static timing analysis tools.
Learning Objectives
After completing this course, you will be able to:
- Identify and apply timing arc information from a library, including unateness, delays, and slew
- Identify cell delays from a library and calculate output slew degradation
- Use wire-load information to calculate net delays
- Identify the properties of a clock, including period, edges, slew, and duty cycle
- Apply setup and hold checks to diagnose design violations
- Identify timing path types and calculate slack values
- Set design-level and environmental constraints
- Set timing constraints, including clocks and external delays
- Set path exceptions
- Analyze reports to identify timing problems
Software Used in This Course
- Tempus™ Timing Signoff Solution
Software Release(s)
SSV231
Modules in this Course
- Introduction to Static Timing Analysis
- Cell Delay
- Net Delay
- Clocks
- Timing Checks
- Timing Paths
- Introduction to Constraints
- Analyzing a Timing Report
Audience
- CAD Engineers
- Place and Route Engineers
- Design Engineers
- ASIC Designers
- Design Engineers
- Circuit Designers
- Chip Designers
Prerequisites
You must have experience with or knowledge of the following:
- HDL
- Logic design
- Basics of ASIC design
Related Courses
Please see course learning maps at this link for a visual representation of courses and course relationships. Regional course catalogs may be viewed here.
ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus
"Thank you very much for such a comprehensive and exhaustive learning material online! I am really happy with the online training courses available (…) The platform was easy to use (...)."-Online Course-
Naveen Shankar, Safran Electronics and Defense
"It was helpful information even for experienced designers."
Stanislav Ivanov, Elvees
"The instructor worked very good. The training support was excellent."
Shtainer Alexandra Borisovna, Elvees
"I liked the Test Your Understanding sections at the end of every module."
Suprajith Hakathur, Microchip Technology