Spectre eXtensive Partitioning Simulator (XPS)
Unique FastSPICE algorithm delivers up to 10X faster simulation throughput
Key Benefits
- High performance and capacity pre- and post-layout simulation for design and IP characterization at the block and full-chip level, delivering a significant reduction in simulation run time compared to a traditional FastSPICE simulator
- Fully compatible with Spectre simulation platform using a unified simulation front-end
- Comprehensive set of transistor-level static and dynamic circuit checks to identify issues early in the design flow
- Predictable accuracy and runtime tradeoff with speed option to accommodate different needs
- Seamless integration of design and verification in the Virtuoso ADE Product Suite
The Cadence® Spectre® eXtensive Partitioning Simulator (XPS) is a cloud-ready, high-performance transistor-level FastSPICE circuit simulator for pre- and post-layout verification of memories, custom digital, and analog/mixed-signal SoC designs. It delivers the capacity, accuracy, and speed required for verification of modern complex and tightly coupled designs. It uses advanced partitioning techniques to deliver unparalleled performance compared to traditional FastSPICE simulators delivering the needed throughput for design and verification of complex designs.
Reduce Memory Simulation Time from Weeks to Days
Traditional FastSPICE technologies are no longer effective in meeting the verification challenges found at advanced nodes. Spectre XPS complements traditional transistor-level simulation, providing capabilities that address increasing parasitics, low-power circuit structures, variation, and other advanced-node challenges.
With its unique partitioning technology and new FastSPICE algorithm, Spectre XPS supports:
- Higher capacity and up to 10X faster simulation throughput
- Accurate timing and power analysis for advanced-node, low-power embedded memory applications
- Shortened simulation time from weeks to just days
Enhanced Accuracy and Performance for Mixed-Signal Design
The increased complexity and functionality of many mixed-signal designs, such as phase-locked loops (PLL), analog-to-digital converters (ADC), logic, and power management, require new simulation solutions that provide a tradeoff between accuracy and performance. The Spectre XPS mixed-signal capabilities meet this challenge with its unique technologies. After the netlist is read in, the mixed-signal design is partitioned to analog and digital components by Spectre XPS, using either its own technology or a user-controlled option. The analog components are automatically run with Spectre APS, and the digital components with Spectre XPS. The approach ensures analog accuracy and digital performance.
-
Cadence數位與客製/類比流程獲得台積電最新N3E 和 N2奈米製程技術認證 04/26/2023
-
Cadence數位與客製/類比流程獲得台積電最新N4P和N3E製程技術認證 10/25/2022
This complete Cadence solution enables increased throughput and quality, while maintaining the level of SPICE accurate results where required.
Suravi Bhowmik, Senior Manager, TI India Bangalore
Training and Support
Need Help?
Training
The Training Learning Maps help you get a comprehensive visual overview of learning opportunities.
Training News - Subscribe
Online Support
The Cadence Online Support (COS) system fields our entire library of accessible materials for self-study and step-by-step instruction.
Request SupportTechnical Forums
Find community on the technical forums to discuss and elaborate on your design ideas.
Find Answers in cadence technical forums