SystemVerilog Language for Verification Training
日期 | 版本 | 國家/地區 | 位置 | |
---|---|---|---|---|
Scheduled upon demandOn demand | EXPRESS INTERESTINQUIRE |
Course Description
This is an Engineer Explorer series course. The Engineer Explorer courses explore advanced topics.
This course gives you an in-depth introduction to the main SystemVerilog enhancements to the Verilog® hardware description language (HDL) for verification only. The course discusses the benefits of the new features and demonstrates how verification and testbench design can be more efficient and effective when using SystemVerilog constructs.
The course first examines the basic SystemVerilog enhancements useful in verification, such as new data types, subprogram enhancements, packages, and interfaces. The course then explores verification features such as classes, constrained random stimulus, and coverage.
This three-day class is an abridged version of the five-day SystemVerilog for Design and Verification, with the emphasis on the verification features of SystemVerilog. It is aimed at verification engineer who will not use SystemVerilog for RTL design.
Learning Objectives
After completing this course you will be able to:
- Understand and use basic SystemVerilog features, including new data types, literals, statements, and operators; enhancements to tasks and functions; and packages and interfaces.
- Appreciate and apply the SystemVerilog verification features, including classes, constrained random stimulus, coverage, strings, queues and dynamic arrays, and learn how to utilize these features for more effective and efficient verification
Software Used in This Course
- Incisive Enterprise Simulator XL
Software Release(s)
- INCISIV92
Course Agenda
Day 1
- SystemVerilog Overview
- Standard Data Types and Literals
- Procedural Statements
- Operators
- User-Defined Data Types
- Packages
Day 2
- Tasks and Functions
- Interfaces
- SystemVerilog Classes
- Virtuality and polymorphism
Day 2
- Random Stimulus
- Class-Based Randomization
- Functional coverage
- Queues and Dynamic Arrays
- Conclusions and Next Steps
Audience
- Verification Engineers
Prerequisites
You must have:
- The ability to navigate a file system and use a text editor
- A basic understanding of digital hardware design and verification
- Experience with or knowledge of the Verilog hardware description language
Related Courses
- Verilog Language and Application
Click here to view course learning maps, and here for complete course catalogs.
ONLINE TRAINING
Genus Synthesis Solution v16.1
This online class features the Cadence® Genus™ Synthesis Solution with next generation synthesis capabilities and how SoC design productivity gap is filled by Genus