Overview
Best Verification Throughput for Pre-Silicon Verification and Debug
Cadence Palladium emulation platforms provide early hardware/software co-verification and debug and in-circuit emulation. They provide the highest debug productivity early in the design cycle when the RTL is still changing.
Key Benefits
Delivering increased performance, capacity, and debug for the development of complex SoCs and systems
High Performance
1.5X faster performance over Palladium Z2
Large and Scalable Capacity
Provides capacity and scales for multi-billion-gate designs
Fast Compile Times
Modular compiler accelerates compile times – 3 turns per day for billion-gate class designs
High-Performance Debug
At-speed triggers without recompile for faster, easier, more in-depth debug
Use Models
Increase Productivity with Palladium Platform Across Various Use Models
Offerings
A Full Range of Offerings
Palladium Z3 Enterprise Emulation Platform
Palladium Z2 Enterprise Emulation Platform
Palladium Hybrid
The Helium Virtual and Hybrid Studio extends our emulation and prototyping systems by integrating virtual hybrid models with RTL in Palladium and Protium systems to increase effective performance, add capability, or improve effectiveness in selected use cases.
Apps
Interfaces
Access these tools on Cadence Cloud
Verified with Cadence
Learn how our customers use the Dynamic Duo to optimize workload distribution between verification, validation and pre-silicon software bring-up and adopt a shift-left methodology to accelerate their product development process.
Videos
Training and Support
Need Help?
Training
The Training Learning Maps help you get a comprehensive visual overview of learning opportunities.
Training News - Subscribe
Online Support
The Cadence Online Support (COS) system fields our entire library of accessible materials for self-study and step-by-step instruction.
Request SupportTechnical Forums
Find community on the technical forums to discuss and elaborate on your design ideas.
Find Answers in cadence technical forums