



## 2024 Q3 Cadence Taiwan Training Schedule

Click the 'Course Name' to see the course description

CourseCode	Course Name	Duration (Day)	Jul	Aug	Sep	Location	Fees /Per person (Tax Incl.)
<b>Custom Design with Virtuoso Technology</b>							
84460	<a href="#">Virtuoso Layout Suite L - IC6.1.8 //Virtuoso Layout Design Basics</a>	1	4			Hsinchu	TWD 6,000
85081	<a href="#">Virtuoso Layout Suite XL -IC6.1.8 //Virtuoso Connectivity-Driven Layout Transition</a>	1	30			Hsinchu	TWD 12,000
83018	<a href="#">Skill Language Programming -v6.1.8</a>	2		27-28		Hsinchu	TWD 10,400
84453	<a href="#">Skill Programming for IC Layout Design - v6.1.6</a>	1			26	Hsinchu	TWD 5,200
86253-6	<a href="#">ADE Explorer and Assembler v6.1.8 (S1~S4)</a>	2		1-2		Hsinchu	TWD 12,000
84474	<a href="#">Virtuoso Spectre RF - v6.1</a>	2	16-17			Hsinchu	TWD 12,000
82086	<a href="#">Analog Modeling with Verilog -A - Spectre17.1</a>	1	23			Hsinchu	TWD 6,000
86241	<a href="#">Mixed Signal Simulations Using Spectre AMS Designer v20.09</a>	1			3	Hsinchu	TWD 6,000
(Q2&Q4 only) 2024Q4	<a href="#">Physical Verification System (PVS) Training v22.1 - Usage Introduction (New)</a>	2				Hsinchu	TWD 12,000
86418	<a href="#">Quantus Transistor-Level v 19.1 - T1: Overview and Technology Setup; &amp; T2: Parasitic Extraction</a>	1	4			Hsinchu	TWD 6,000
<b>Digital Design and Signoff</b>							
86141	<a href="#">Innovus Implementation System (Block) v21.1</a>	3			4-5-6	Hsinchu	TWD 18,000
86142	<a href="#">Innovus Implementation System (Hierarchical) v21.1</a>	1			24	Hsinchu	TWD 6,000
82130	<a href="#">Abstract Generator - v5.1.41</a>	1		13		Hsinchu	TWD 6,000
86143	<a href="#">Low-Power Flow with Innovus Implementation System v21.1</a>	1	31			Hsinchu	TWD 6,000
86220	<a href="#">Genus Synthesis Solution with Stylus Common UI v21.1</a>	2		20-21		Hsinchu	TWD 12,000
82169	<a href="#">Voltus Power-Grid Analysis and Signoff v21.1</a>	2			12-13	Hsinchu	TWD 12,000
82147	<a href="#">Tempus Signoff Timing Analysis and Closure v21.1</a>	1	24			Hsinchu	TWD 6,000
<b>Equivalence Checking</b>							
82123	<a href="#">Conformal Equivalence Checking v23.1</a>	1	9			Hsinchu	TWD 6,000
82142	<a href="#">Encounter Conformal Constraint Designer (SDC/CDC Checks)</a>	1		23		Hsinchu	TWD 6,000
82156	<a href="#">Conformal Low-Power Verification Using IEEE 1801 v22.1</a>	1			19	Hsinchu	TWD 6,000
82194	<a href="#">Conformal ECO v21.1</a>	1	12			Hsinchu	TWD 6,000
<b>System Design and Verification</b>							
86218	<a href="#">Xcelium Simulator v22.09</a>	2	18-19			Hsinchu	TWD 12,000
86225	<a href="#">Xcelium Integrated Coverage V20.09</a>	1		2		Hsinchu	TWD 6,000
82143	<a href="#">SystemVerilog Language for Verification v21.1</a>	2			10-11	Hsinchu	TWD 10,400
<b>PCB and Sigrity</b>							
86263	<a href="#">Allegro Package Designer Plus v22.1</a>	3		27-28-29		Hsinchu	TWD 18,000
(Q1&Q3 only) 2024Q3	<a href="#">Allegro High-Speed Constraint Management v17.4 (Remote Training)</a>	2	10-11		25-26	Hsinchu	TWD 12,000
	<a href="#">Sigrity PowerDC and OptimizePI</a>	2	25-26			Hsinchu	TWD 12,000
	<a href="#">PowerSI + Clarity : Wideband Model Extraction Technology</a>	2			24-25	Hsinchu	TWD 12,000
(Q2&Q4 only) 2024Q4	<a href="#">XtractIM : Allegro Sigrity Package Assessment and Model Extraction</a>	2				Hsinchu	TWD 12,000
	<a href="#">SystemSI – Basic</a>	2				Hsinchu	TWD 12,000
	<a href="#">SystemSI – Advanced</a>	2				Hsinchu	TWD 12,000

2024.7.3 updated

Remark ● Cadence General Tool training= NTD 6,000 (per day/per person) ; Cadence Language training: NTD 5,200 (per day/per person)