


# Building Photonics with Standard CMOS Platforms

Mark Wade — President and Chief Scientist


# Company overview



- Based in Emeryville, CA (right next to Berkeley, CA)
- VC backed company
- ~15 people right now, but we're hiring!

# Ayar Labs Background

- Based in Emeryville, CA (right next to Berkeley, CA)




**Ayar Labs**

# Outline


- Introduction and motivation
- Photonics in SOI CMOS
- Photonics in Bulk CMOS

# ASIC bandwidth is growing




Sources: Product spec sheets. Data available upon request.

# But electrical I/O is at its limit



Sources: Product spec sheets. Data available upon request.

# >2020 product roadmaps need a new solution



Sources: Product spec sheets. Data available upon request.

# Switch Scaling: Growing Pains

Throughput



128x25Gbps

2015

2017

2018

2020


2021/2022

???




# Switch Scaling: Growing Pains

Throughput




# Switch Scaling: Growing Pains

Throughput



# Switch Scaling: Growing Pains


Throughput



ToR to server distances cannot be electrically bridged (cabled copper may work)


# Switch Scaling: Growing Pains

Throughput




Broad consensus that 200Gbps electrical will not have useful reach, need alternative, co-packaged optics?

# Switch Scaling: Growing Pains




# A new era of optics

100G Pluggables




Next-Gen 400G Pluggables





# A new era of optics

100G Pluggables




Next-Gen 400G Pluggables



# A new era of optics

- electronic-photonic packages
- requires an ecosystem:
  - foundries
  - package/assembly technologies
  - connector vendors
  - OSATs






# High volume markets will drive follow-on opportunities


- Optical I/O
  - drives investment in ecosystem:
    - advanced foundry integration, PDKs, packaging, OSATs, ...
- Once the ecosystem is established, follow-on opportunities can be addressed
  - sensing
  - imaging
  - free-space communications
  - quantum computing

# Photonic processor to memory interconnect

High Performance 45nm SOI




70M transistors  
1000 optical devices



DARPA POEM


0.18 $\mu$ m Bulk




2M transistors  
1000s optical devices

# Photonic processor to memory interconnect

High Performance 45nm SOI




70M transistors  
1000 optical devices



# Outline


- Introduction and motivation
- **Photonics in SOI CMOS**
- Photonics in Bulk CMOS

# “Zero-Change” approach to integration: 45RFSOI




- 300mm wafer, commercial process

# “Zero-Change” approach to integration: 45RFSOI




- 300mm wafer, commercial process
- Qualified, high-volume production since 2008

# “Zero-Change” approach to integration: 45RFSOI




- 300mm wafer, commercial process
- Qualified, high-volume production since 2008
- Advanced process used in microprocessors
  - N-FET transistor  $f_T = 485$  GHz [Lee, IEDM 2007]
- Photonic enhancement enables VLSI photonic systems


## IBM Cell




## IBM Espresso



## IBM Power7






*[Orcutt Opt. Ex. 2012]*




# Why is 45nm SOI special?



[Stojanovic, Opt. Ex 2018]

- Transistor performance comparable or exceeding leading-edge nodes

# Why is 45nm SOI special?




[Stojanovic, Opt. Ex 2018]

- Transistor performance comparable or exceeding leading-edge nodes

**You can hit end-game 100Gbps data rates!!**


# Why is 45nm SOI special?



[Stojanovic, Opt. Ex 2018]

- Transistor performance comparable or exceeding leading-edge nodes
- 193nm immersion lithography


# Why is 45nm SOI special?



[Stojanovic, Opt. Ex 2018]

- Transistor performance comparable or exceeding leading-edge nodes
- 193nm immersion lithography
- Most advanced node before any double patterning needed or EUV


# Why is 45nm SOI special?



[Stojanovic, Opt. Ex 2018]

- Transistor performance comparable or exceeding leading-edge nodes
- 193nm immersion lithography
- Most advanced node before any double patterning needed or EUV
- One of the last SOI nodes that support an optical mode natively in its c-Si transistor layer


# Why is 45nm SOI special?



[Stojanovic, Opt. Ex 2018]

- Transistor performance comparable or exceeding leading-edge nodes
- 193nm immersion lithography
- Most advanced node before any double patterning needed or EUV
- One of the last SOI nodes that support an optical mode natively in its c-Si transistor layer
- SiGe present for transistor strain engineering


# Why is 45nm SOI special?



[Stojanovic, Opt. Ex 2018]

- Transistor performance comparable or exceeding leading-edge nodes
- 193nm immersion lithography
- Most advanced node before any double patterning needed or EUV
- One of the last SOI nodes that support an optical mode natively in its c-Si transistor layer
- SiGe present for transistor strain engineering
- An SOI CMOS node, qualified billion transistor designs

# Single-chip microprocessor with photonic I/O




[Sun et al Nature 2015]



- Single chip with both electronics and optics
- 70M transistors alongside  $\sim 1,000$  optical devices
- First microprocessor chip to communicate using light



# Single-chip microprocessor with photonic I/O



CPU mode




“DRAM” mode

- Dual-core RISC-V processors
- 1 MB on-chip SRAM
- Two modes:
  - CPU mode
  - emulated DRAM mode
- Runs arbitrary compiled code
  - Linux
  - Graphics rendering
  - Performance benchmark tools




[Sun et al Nature 2015]

# WaveLight: Low-latency switching fabric




[Sun et al. HOTI 2017]

# WaveLight: Low-latency switching fabric




[Sun *et al.* HOTI 2017]


# Monolithically integrated PICs for multi-Tbps I/O



- Includes all electronics and photonics for optical I/O (except laser)
- Transmitter: 2.0 Tbps (5 x 400Gbps)
  - 16 x 25Gbps
  - Digital backend
  - SerDes
  - High-speed clocking, distribution
  - Closed-loop thermal control
  - Built-in self test (BERT, debug, etc.)
- Receiver: 1.2 Tbps (3 x 400Gbps)
  - 16 x 25Gbps
  - Digital backend
  - SerDes
  - PD, TIA, equalization, CDR, clocking



- 400G Tx
- $\sim 1$  Tbps/mm<sup>2</sup>
- 0.83 pJ/bit




# Design flow

electronics

photonics

# Design flow

electronics




photonics









# Design flow



# Co-design simulation environment


- Device simulations for compact model parameter extraction
  - Lumerical FDTD, Mode, Device
  - COMSOL
- Verilog-A device compact models to integrate into electronic-photonic circuit simulations
  - Fully-dynamic models, not just base-band models
- Simulation done using established circuit simulation tools
  - Spectre/HSPICE
  - Run in the same simulation as with 45nm transistors



56Gbps PAM4

# Parasitic extraction


- Connections between circuits and photonic devices using existing PDK metal layers
- Parasitic extraction deck will extract full signal path between circuits and optics
- Short wire lengths, parasitics are on the order of 1-2fF
- Extracted netlist plugs directly into simulation framework




# Outline

- Introduction and motivation
- Photonics in SOI CMOS
- **Photonics in Bulk CMOS**

# Photonic processor to memory interconnect




0.180 $\mu$ m Bulk




2M transistors  
1000s optical devices

DRAM processes heavily optimized for cost






DDR3-1333 Technology  
2 Gb die cost ~90¢



Meade et al. OI 13, VLSI Tech Symp 14


Micron wafers



Key constraints:


- Bulk Substrate
- Low Cost
- No SiGe

# First-ever link result with bulk CMOS photonics Micron D1L Reticle




[Meade et al. VLSI Tech Symp 14, Sun et al VLSI Ckts Symp 14]






- All slices BER checked at 5Gb/s
- 45Gb/s aggregate rate per waveguide



- All receive slices functional and BER checked at 5Gb/s
- Single fiber more I/O BW than x16 DDR4 part


# From 200mm to 300mm bulk CMOS

First 65nm bulk CMOS wafers with working photonics and transistors!



[Atabaki *et al.* Nature 2018]


# Process Integration



- Deposited on deep-trench oxide
- Patterned after transistor formation

[Atabaki *et al.* Nature 2018]




# Device Library



Ridge Waveguide

Ridge Microring




Grating coupler



|              | Propagation Loss | Intrinsic Q              | Coupling Loss                               |
|--------------|------------------|--------------------------|---|
| Partial Flow | 8-15 dB/cm       | 19-31k                   | 4.2 dB                                      |
| Full Flow    | 21-27 dB/cm      | 10-19k                   | 5.2 dB                                      |
| Dimensions   | w = 400 nm       | w = 400 nm    r = 7.5 μm | w = l = 8 μm    l <sub>taper</sub> = 250 μm |




[Atabaki *et al.* Nature 2018]

# Microring modulators



[Atabaki *et al.* Nature 2018]





# Microring detectors



[Atabaki *et al.* Nature 2018]

# Link operation

## 10Gbps Tx and Rx Macro Operation









[Atabaki *et al.* Nature 2018]



# Conclusions


- Photonics has entered standard CMOS processes
- An emerging ecosystem will drive new applications






# Building optics in bulk CMOS

200mm CMOS 200nm Bulk Process




300mm CMOS 65nm Bulk Process



# Published this week in Nature: 65nm Bulk CMOS Integration

## Integration of thin-film photonics with silicon nanoelectronics for next generation systems-on-a-chip

Amir H. Atabaki<sup>1\*†</sup>, Sajjad Moazeni<sup>2†</sup>, Fabio Pavanello<sup>3†¶</sup>, Hayk Gevorgyan<sup>4</sup>, Jelena Notaros<sup>3††</sup>, Luca Alloatti<sup>1||</sup>, Mark T. Wade<sup>3\*\*</sup>, Chen Sun<sup>2\*\*</sup>, Seth A. Kruger<sup>5</sup>, Huaiyu Meng<sup>1</sup>, Kenaish Al Qubaisi<sup>4</sup>, Imbert Wang<sup>4</sup>, Bohan Zhang<sup>4</sup>, Anatol Khilo<sup>4</sup>, Christopher V. Baiocco<sup>5</sup>, Miloš A. Popović<sup>4</sup>, Vladimir M. Stojanović<sup>2</sup> & Rajeev J. Ram<sup>1</sup>,



**a** Passive Components (Specifications at 1300 nm)

|                  | Ridge Waveguide | Ridge Microring       | Grating coupler                          |
|------------------|-----------------|-----------------------|--|
| Dimensions       | w = 400 nm      | w = 400 nm r = 7.5 μm | w = l = 8 μm l <sub>taper</sub> = 250 μm |
| Propagation Loss | 8-15 dB/cm      | 19-31k                | 4.2 dB                                   |
| Intrinsic Q      | 21-27 dB/cm     | 10-19k                | 5.2 dB                                   |
| Coupling Loss    |                 |                       |  |

