Overview
Accelerating Heterogeneous Integration with Virtuoso Studio
Combining different types of semiconductors into a single system allows size and power reduction while providing higher performance RF, photonics, and wired interfaces. Integrating chiplets allows circuits to be implemented with individual but optimal processes, leading to overall reduced cost and faster time to market. Numerous advances in Cadence Virtuoso Studio allow designers to meet heterogeneous design challenges, such as multi-fabric co-analysis of electrical, electromagnetic (EM), and photonic signals, as well as system-level integration and verification, including power and thermal analysis.
Key Benefits
Edit-in-Concert Technology
Coordinated multi-user in-context editing of IC, package, and board
Cross-Fabric Analysis and Signoff
Including entire nets spanning IC, package, and board domains
Interoperability
Design where you like, with Virtuoso and Allegro platform interoperability
True Multi-Technology Environment
Virtuoso Studio infrastructure allows multiple concurrent PDKs used in your system designs
System DRC and LVS
Verify the connectivity and manufacturability of your entire system
Features
Training and Support
Need Help?
Training
The Training Learning Maps help you get a comprehensive visual overview of learning opportunities.
Training News - Subscribe
Online Support
The Cadence Online Support (COS) system fields our entire library of accessible materials for self-study and step-by-step instruction.
Request SupportTechnical Forums
Find community on the technical forums to discuss and elaborate on your design ideas.
Find Answers in cadence technical forums